WILSONVILLE, OR, Nov 13, 2019 – Mentor, a Siemens business, introduced the new Tessent software Safety ecosystem – a comprehensive portfolio of best-in-class automotive IC test solutions from Mentor with links to its industry-leading partners. The program helps IC design teams meet the increasingly stringent functional safety requirements of the global automotive industry.
The Tessent Safety ecosystem provides a robust alternative to competing programs, which are based on closed, monolithic, single-source models. Mentor’s open ecosystem approach to IC test functional safety assurance allows chipmakers to combine Mentor’s industry-leading IC test technologies with other best-in-class solutions, enabling more complete, higher performing end-solutions.
“Fast in-system IC test performance is essential to reducing the time between fault detection and engagement of on-chip safety mechanisms,” said Brady Benware, vice president and general manager for the Tessent product family at Mentor, a Siemens business. “To speed IC test performance, automotive IC designers increasingly need all on-chip safety mechanisms, including DFT and non-DFT technologies, to be closely coupled – and this approach is fundamental to Mentor’s new Tessent Safety ecosystem.”
Planned for rapid expansion via partnerships with Mentor’s deep roster of leading partners, the Tessent Safety ecosystem includes:
- Industry-leading built-in self-test (BIST) technologies from Mentor, including the new Tessent LBIST with Observation Scan Technology (LBIST-OST) solution designed to dramatically reduce run times for in-system monitoring of digital logic components in automotive ICs. Engineered to help customers meet stringent automotive functional safety requirements, the new Tessent LBIST-OST solution delivers up to a 10x reduction of in-system test time compared to traditional logic BIST technologies.
- The Tessent MemoryBIST, which features a comprehensive automation flow that provides design rule checking, test planning, integration, and verification at either the RTL or gate level. Because Tessent MemoryBIST features a hierarchical architecture, BIST and self-repair capabilities can be added to individual cores as well as at the top level.
- The Tessent MissionMode product, which provides a combination of automation and on-chip IP for enabling semiconductor chips throughout an automotive electronics system to be tested and diagnosed at any point during a vehicle’s functional operation.
- The Tessent DefectSim transistor-level defect simulator for analog, mixed-signal (AMS) and non-scan digital circuits. Ideal for both high-volume and high-reliability ICs, Tessent DefectSim measures defect coverage and tolerance.
- Mentor’s participation in the Arm Functional Safety Partnership Program (AFSPP). The Mentor Tessent Safety ecosystem leverages Arm Safety Ready IP functionalities like the Cortex-R52 processor, which combines real-time execution with the highest level of integrated functional safety capabilities of any Arm processor, as well as advanced hypervisor technology to simplify software integration, and robust separation functionality to protect safety-critical code.
- Mentor’s automotive-grade automatic test pattern generation (ATPG) technology, which detects defects at the transistor and interconnect levels often missed by traditional test patterns and fault models.
- Close links to Mentor’s Austemper SafetyScope and KaleidoScope products, which add state-of-the-art safety analysis, auto-correction and fault simulation technology to address random hardware faults. Austemper technology analyzes a designer’s RTL for faults and vulnerabilities, and is capable of smart fault injection to help safety mechanisms react in a planned manner for covered faults. Through parallelized and distributed operation methods, proprietary acceleration algorithms are used to achieve speed-ups of many orders of magnitude over standard gate-level fault injection techniques.
Among the early adopters of key technologies in Mentor’s Tessent Safety ecosystem is Renesas, which evaluated Mentor’s new Tessent LBIST-OST solution in designing one of its newest automotive processors.
“Leveraging the Observation Scan technology featured in the new Tessent LBIST-OST solution, we were able to reduce the test time for in-system Logic BIST by 5x, thereby enabling a much faster coverage ramp up,” said Hideyuki Okabe, director, Digital Design Technology Department, Shared R&D EDA Division, IoT and Infrastructure Business Unit at Renesas Electronics Corporation. “This enabled us to reduce our Fault Tolerant Time Interval (FTTI) when using Logic BIST as a safety mechanism, and improve the safety response when detecting new defects in our automotive products. We hope to continue to adopt this technology going forward for our automotive products.”
The Mentor Tessent products in the Tessent Safety ecosystem are part of the Mentor Safe program, which is one of the industry’s broadest and most comprehensive ISO 26262 qualification programs.
For more information about the Mentor Safe program, please visit: https://www.mentor.com/mentor-automotive/functional-safety.
More information about Mentor’s Tessent solutions for automotive applications is available at: https://www.mentor.com/products/silicon-yield/automotive, as well as at booth #401 during the 2019 International Test Conference in Washington DC November 12-14.
About Mentor Graphics Corp.
Mentor Graphics Corp., a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies.
For more information, visit www.mentor.com.